

# Capacitive and Inductive Characteristics of Volatile Perovskite Resistive Switching Devices with Analog Memory

Published as part of *The Journal of Physical Chemistry Letters* virtual special issue "Materials, Physics, and Chemistry of Neuromorphic Computing Systems".

Cedric Gonzales,\* Agustín Bou, Antonio Guerrero, and Juan Bisquert



Cite This: *J. Phys. Chem. Lett.* 2024, 15, 6496–6503



Read Online

ACCESS |



Metrics & More




Article Recommendations



Supporting Information

**ABSTRACT:** With the increasing demands and complexity of the neuromorphic computing schemes utilizing highly efficient analog resistive switching devices, understanding the apparent capacitive and inductive effects in device operation is of paramount importance. Here, we present a systematic array of characterization methods that unravel two distinct voltage-dependent regimes demonstrating the complex interplay between the dynamic capacitive and inductive effects in volatile perovskite-based memristors: (1) a low voltage capacitance-dominant and (2) an inductance-dominant regime evidenced by the highly correlated hysteresis type with nonzero crossing, the impedance responses, and the transient current characteristics. These dynamic capacitance- and inductance-dominant regimes provide fundamental insight into the resistive switching of memristors governing the synaptic depression and potentiation functions, respectively. More importantly, the pulse width-dependent and long-term transient current measurements further demonstrate a dynamic transition from a fast capacitive to a slow inductive response, allowing for the tailored stimulus programming of memristor devices to mimic synaptic functionality.



## INTRODUCTION

Hardware implementation of artificially intelligent devices in bioinspired computing has been gaining significant attention, due to the increasing computation demands of neural network configurations based on traditional von Neumann architecture.<sup>1–3</sup> Among the novel emerging technologies, resistive random access memories (ReRAMs), also known as memristors, have been widely considered as one of the most promising candidates that can emulate biological neural functions by device physics.<sup>4–6</sup> Memristors can retain information as the device conductivity, which can be dynamically reconfigured when stimulated by electrical inputs. This unique nature of having both the memory and the processing unit collocated in the same device establishes memristors to be ideally suitable in realizing highly efficient bioinspired neural networks in hardware.<sup>7,8</sup>

The distinctive property of ideal memristive devices is the pinched hysteresis loop with a zero crossing point in their current–voltage ( $I$ – $V$ ) characteristic curves arising from the nonlinear dynamics when subjected to a periodic input.<sup>9–11</sup> However, experimental results from a wide range of memristor device configurations exhibit a nonzero crossing pinched hysteresis loop, which have been attributed to capacitive and


inductive contributions.<sup>12–15</sup> The capacitive effect is observed from the nonzero crossing point,<sup>16–18</sup> while the inductive effect is observed from the inverse hysteresis loop,<sup>19–21</sup> typically observed in perovskite-based devices. Notably, these capacitive and inductive characteristics in the  $I$ – $V$  curves of memristor devices have been correlated with the observed impedance spectroscopy measurements,<sup>21,22</sup> and transient current responses.<sup>23,24</sup> This indicates that the nonlinear dynamics of the resistive switching is more appropriately related as a change in the overall device impedance.<sup>25</sup> This complex nonlinear interplay among the resistive, capacitive, and inductive effects is manifested as a frequency-dependent impedance modulation resulting in distinct resistive switching specific to the device configuration.<sup>26</sup>

From classical circuit theory, the current through an ideal capacitor with a capacitance  $C$  is given by  $I = C dV/dt$ , while

Received: March 30, 2024

Revised: May 31, 2024

Accepted: June 7, 2024



**Figure 1.** (a) Current–voltage ( $I$ – $V$ ) curves of an ideal capacitor and an ideal inductor exhibiting normal and inverted hysteresis, respectively. (b) The impedance spectra of an ideal capacitor and an ideal inductor connected in parallel with a resistor exhibiting a semicircular arc in the first quadrant and the fourth quadrant of the complex plane impedance plot, respectively. (c) The transient current responses of an ideal capacitor and an ideal inductor connected in series with a resistor exhibiting a current decay and an exponential current increase, respectively. The applied voltage stimuli for each characteristic response are indicated by the schematic diagrams.

the voltage through an ideal inductor with an inductance  $L$  is given by  $V = L \, dI/dt$ . Upon the application of a periodic voltage input, the  $I$ – $V$  curves (Figure 1a) of the capacitor and the inductor exhibit normal hysteresis (higher current levels in the forward scan than in the reverse scan) and inverse hysteresis (higher current levels in the reverse scan than in the forward scan), respectively. On the other hand, the impedance of the capacitor at an angular frequency  $\omega$  is given by  $Z = (i\omega C)^{-1}$ , while the inductor is given by  $Z = i\omega L$ . With the application of a sinusoidal perturbation with varying  $\omega$ , the impedance spectra (Figure 1b) of a resistor connected in parallel with an ideal capacitor and an ideal inductor exhibit a semicircular arc in the first quadrant and the fourth quadrant of the complex plane impedance plot, respectively. Furthermore, when connected in series with a resistor with a resistance  $R$ , the transient current response of the capacitor is given by

$$I = \frac{V}{R} \exp \left[ - \left( \frac{t}{RC} \right) \right]$$

while the inductor is given by

$$I = \frac{V}{R} \left\{ 1 - \exp \left[ - \left( \frac{tR}{L} \right) \right] \right\}$$


Upon the application of a voltage pulse, the transient current response (Figure 1c) of the capacitor exhibits an exponential decay, while the inductor exhibits an exponential rise. Notably, these capacitive and inductive features have been observed in memristor devices.<sup>13</sup> Numerous numerical models have been

proposed in order to provide a deeper understanding of the underlying mechanisms governing the resistive switching of memristor devices.<sup>11,25,27–29</sup> However, most of the proposed models describe only the pertinent parameters of the resistive switching of the characteristic  $I$ – $V$  response to simulate neural network algorithms. More importantly, these models do not sufficiently account for the corresponding impedance and transient response of the memristive response providing valuable information on the physical and chemical processes governing switching mechanisms.

Here, we present the extensive characterization of methylammonium lead bromide (MAPbBr<sub>3</sub>) memristors demonstrating the intimate correlation among the characteristic  $I$ – $V$  response, voltage-dependent IS spectral evolution, and the transient current response with both the capacitive and inductive responses. The MAPbBr<sub>3</sub> perovskite formulation is chosen in order to have a simple and well-established understanding of the mixed electronic and ionic dynamics with low activation energy and high operational stability. Two voltage-dependent regimes are demonstrated: (1) a low-voltage capacitive regime associated with synaptic depression and (2) a high-voltage inductive regime associated with synaptic potentiation. Furthermore, transient measurements with varying pulse durations further demonstrate the interplay between the fast capacitive response and the slow inductive response as observed in the highly correlated IS and current transients. These results provide a more complete picture of the dynamic resistive switching of memristor devices crucial for the development and integration of these artificially intelligent

hardware with more complex novel analog neural network algorithms.


The characteristic  $I$ – $V$  response of the perovskite memristor, measured at a scan rate of  $1 \text{ V s}^{-1}$ , on the semilogarithmic scale, is shown in Figure 2a with the inset



**Figure 2.** (a) Characteristic  $I$ – $V$  response for 5 cycles at a scan rate of  $1 \text{ V s}^{-1}$  in the semilogarithmic scale of the FTO/PEDOT:PSS/MAPbBr<sub>3</sub>/Au memristor device exhibiting a threshold resistive switching with the arrows and numbers indicating the scan direction and the inset illustrating the schematic diagram of the device configuration, (b) the upper vertex-dependent multilevel/multistate analog resistive switching of the memristor device, (c) the characteristic  $I$ – $V$  response of 20 distinct devices exhibiting highly reproducible threshold switching, and (d) the endurance measurements for 1000 cycles of the LRS (ON state) and HRS (OFF state) at a read voltage ( $V_{\text{read}}$ ) of 0.6 V.

illustrating the device and measurement configuration. The perovskite memristor exhibits a gradual threshold resistive switching in the positive polarity with an ON/OFF ratio of  $\sim 2$  orders of magnitude.<sup>30–32</sup> At low applied voltages, the device is at its initial high resistance state (HRS) or the OFF state. As the positive voltage scan reaches and goes beyond the initial threshold voltage  $V_{\text{th1}} \approx 0.65 \text{ V}$ , the device current gradually transitions from the HRS to the low resistance state (LRS) or ON state promoting the SET process.<sup>33</sup> On the other hand, in the reverse scan direction, the ON state is maintained until the applied voltage reaches a lower threshold voltage  $V_{\text{th2}} \approx 0.3 \text{ V}$ , where the device current transitions from the LRS back to the HRS, promoting the RESET process. The OFF state is then maintained throughout the negative polarity scan. This characteristic resistive switching is considered to have a volatile memory where the ON state relaxes back to the OFF state upon the removal or sufficient reduction of the applied voltage.<sup>5,34,35</sup> Moreover, by varying the upper vertex voltage of the  $I$ – $V$  measurements (Figure 2b), the device displays a multilevel/multistate resistive switching suitable for analog volatile memory applications in neuromorphic systems.<sup>36–41</sup> The memristive response of 20 devices is shown in Figure 2c, indicating the robustness and reproducibility of the gradual threshold resistive switching of the device configuration. Endurance measurements of a representative device via cycling for 1000 times demonstrates excellent device operational stability with a sustained ON/OFF ratio of  $\geq 1$  order of magnitude at a read voltage of  $V_{\text{read}} = 0.6 \text{ V}$  (Figure 2d).


A closer look at the individual characteristic response of the upper vertex-dependent  $I$ – $V$  curves exhibiting the multistate/multilevel analog memory of the device reveals a transition from a normal to an inverted hysteresis. In the linear scale with an upper vertex of 0.25 V (Figure 3a), the characteristic  $I$ – $V$  response exhibits high current levels in the forward scan



**Figure 3.** Characteristic  $I$ – $V$  response in the linear scale of the FTO/PEDOT:PSS/MAPbBr<sub>3</sub>/Au memristor device with varying upper vertex voltages of (a) 0.25, (b) 0.75, and (c), 1.25 V, with the arrows indicating the scan direction. Corresponding  $I$ – $V$  response in the semilogarithmic scale for upper vertex voltages of (d) 0.25, (e) 0.75, and (f) 1.25 V, with the arrows and numbers indicating the scan direction and sequence, respectively. [Reproduced with permission from Bisquert, J. Inductive and capacitive hysteresis of current–voltage curves. A unified structural dynamics in solar energy devices, memristors, ionic transistors and bioelectronics, *PRX Energy* 2023, 3, 011001, licensed under a Creative Commons Attribution (CC BY 4.0) license.]

direction and low current levels in the reverse scan direction, commonly referred as normal hysteresis, attributed to a fully capacitive response.<sup>13,21,42</sup> The corresponding characteristic  $I$ – $V$  response in the semilogarithmic scale is shown in Figure 3d, indicating the voltage range in the fully capacitive regime. Increasing the upper vertex up to 0.75 V (Figure 3b), the  $I$ – $V$  response exhibits a pinched hysteresis with a crossing point at  $\sim 0.38$  V. This crossing point varies depending on the scan rate of the  $I$ – $V$  measurement, as well as the device operational stability (Figure S1), indicating a dynamic response of the state transitions from capacitive to inductive regimes.<sup>26,43</sup> Notably, the device consistently exhibits a normal hysteresis for voltages below the crossing point, which transitions to an inverted hysteresis for voltages above the crossing point. This inverted hysteresis loop in the  $I$ – $V$  response is attributed to an inductive time domain response where the forward scan has lower current levels than the reverse scan, typically observed in MAPbBr<sub>3</sub>-based solar cells.<sup>13,21,42</sup> The corresponding response in the semilogarithmic scale is shown in Figure 3e, indicating the transition from a fully capacitive to an inductive regime. At an even higher upper vertex of 1.25 V (Figure 3c), the device exhibits a predominantly inverted hysteresis, due to the higher current levels. However, from the corresponding semilogarithmic  $I$ – $V$  response (Figure 3f), the fully capacitive region still persists at voltages below the transition voltage, while the strong inductive region is observed at voltages above the transition voltage.


This inductive response, manifested as the inverted hysteresis, in the time domain  $I$ – $V$  curves, is further corroborated in the frequency domain by tracking the voltage-dependent impedance spectral (IS) evolution. The IS spectral evolution of the perovskite memristor is shown in Figure 4. Notably, the implemented IS measurement protocol corresponds to a very slow  $I$ – $V$  scan close to the steady




**Figure 4.** IS spectral evolution at representative applied voltages ( $V_{\text{app}}$ ) under dark controlled conditions, exhibiting (a, b) a fully capacitive regime at low voltages ( $V_{\text{app}} < 0.3$  V), (c, d) a transition region at intermediate voltages ( $0.3 \text{ V} \leq V_{\text{app}} \leq 0.4$  V), and (e, f) a low-frequency inductive regime at high voltages ( $V_{\text{app}} > 0.4$  V).

state.<sup>21,42,44</sup> At low voltages ( $V_{\text{app}} < 0.3$  V), the device in the OFF state exhibits a fully capacitive IS response (Figures 4a and 4b). As the voltage approaches 0.3 V (Figure 4c), the low-frequency (LF) capacitive arc begins to decrease and eventually transforms to an LF inductive arc at  $V_{\text{app}} = 0.4$  V (Figure 4d). Noticeably, a midfrequency noise is observed, which can be attributed to the device state instability, due to the voltage-dependent ion migration dynamics of the mobile Br<sup>−</sup> species.<sup>45</sup> At these transition voltages, the current gradually starts to increase, indicating a reduction in the overall device resistance.<sup>32,44</sup> Beyond these threshold voltages ( $V_{\text{app}} \geq 0.4$  V), the high-frequency (HF) capacitance continues to decrease while the LF inductive response is sustained at higher voltages until the device completely switches to the ON state (Figures 4e and 4f). This LF inductive response of the memristor device is not electromagnetic in nature but rather due to the chemical inductor.<sup>24,46–48</sup>

Not only is the inductive response observed in the characteristic  $I$ – $V$  (strong inverted hysteresis) and IS (LF inductive arc), but it is also observed in the transient current response. The voltage-dependent transient response of the perovskite memristor using a train of 20 identical voltage pulses with a pulse width ( $t_{\text{pulse}}$ ) of 10 ms and a period ( $T_{\text{pulse}}$ ) of 20 ms is shown in Figure 5a. At low applied voltages ( $V_{\text{app}} < 1$  V), the current level is maintained throughout the full voltage train. However, at higher applied voltages ( $V_{\text{app}} \geq 1$  V), the current begins to gradually increase with every succeeding voltage pulse. This gradual increase in current response with



**Figure 5.** (a) Voltage-dependent transient current response of the perovskite memristor by applying 20 identical voltage pulses with an amplitude of  $V_{\text{app}}$  and a pulse width of 10 ms (schematic diagram shown in inset), (b) the magnified view of the transient current response of a single voltage pulse at representative  $V_{\text{app}}$  levels, (c) the pulse width-dependent transient current response by applying 20 identical voltages pulses with a period  $T_{\text{pulse}}$  of 100 ms, (d) the corresponding magnified view of the first and last transient responses, and (e) the synaptic potentiation and depression characteristic response of the memristor measured at a read voltage  $V_{\text{read}} = 0.6$  V (pulse width  $t_{\text{read}} = 10$  ms), SET voltage  $V_{\text{SET}} = 1.75$  V (pulse width = 100 ms), and a RESET voltage  $V_{\text{RESET}} = 0.2$  V (pulse width = 100 ms) with the inset illustrating the schematic diagram of the pulsed measurement sequence.



**Figure 6.** Transient current response of the volatile perovskite memristor with a single long pulse (5 s) and a train of 20 identical short pulses (pulse width of 200 ms; pulse period of 250 ms) at applied voltages of (a) 0.4 V, (c) 0.8 V, and (e) 1.2 V with the inset showing the schematic diagram of the applied voltage stimuli. Panels (b), (d), and (f) correspond to the magnified view of the first voltage pulse of panels (a), (c), and (e), respectively.

the subsequent application of voltage pulses is the distinctive phenomenon of synaptic potentiation.<sup>41,49,50</sup> A closer look at the transient response of a single voltage pulse (Figure 5b) at applied voltages lower than the threshold voltage, a sharp initial transient peak is observed, subsequently followed by a gradual decay attributed to a capacitive charging of the device.<sup>24,51</sup> In contrast, at higher applied voltages, a gradual increase in current is observed after the gradual decay, indicating the slow inductive contribution once the capacitor has been charged, further reducing the total resistance.<sup>51</sup> Finally, a sharp negative current peak is observed upon the removal of the voltage pulse due to the internal voltage and the series resistance of the device.<sup>51,52</sup> This correlation of the impedance characteristics and transient behavior has been well-established by neuron-style models in halide perovskite solar cells and memory devices.<sup>53–55</sup> Moreover, this transient response of the voltage-dependent potentiation has been observed in voltage-gated potassium channels abundantly expressed in the human brain.<sup>56</sup>

In addition to the voltage-dependent transient current response of the memristor device, the synaptic potentiation behavior can also be realized via pulse width-dependent measurements shown in Figure 5c. With a  $V_{\text{app}} = 1$  V and a pulse period of 100 ms, the voltage trains with short pulse widths of  $\leq 30$  ms exhibit no potentiation after 20 pulses (Figure 5d). This indicates that the interval between the two pulses is long enough that the device relaxes back to the initial HRS before the next pulse arrives.<sup>50</sup> On the other hand, the longer pulse widths of  $>30$  ms demonstrate the inductive effect of the gradual current increase leading to the synaptic potentiation of the device upon the application of 20 identical pulses. This potentiation due to the pulse width implies that the memory effect is closely related to the slow time scales of the voltage-dependent inductive response being retained with the subsequent application of voltage pulses.

From the voltage- and pulse width-dependent transient current response of the memristor device, the synaptic potentiation and depression of the resistance state via a read voltage ( $V_{\text{read}}$ ) for operational applications is demonstrated as shown in Figure 5e.<sup>57,58</sup> By applying a  $V_{\text{read}} < V_{\text{th1}}$  with a short pulse width of  $t_{\text{read}} = 10$  ms and a relatively higher SET voltage  $V_{\text{SET}} = 1.75$  V with a longer pulse width of  $t_{\text{SET}} = 100$  ms, the memristor potentiates from the OFF state to the ON state after the subsequent application of 20 identical voltage pulses. The short  $t_{\text{read}}$  ensures that the device does not exhibit potentiation at low  $V_{\text{read}}$  values while the longer  $t_{\text{SET}}$  allows the memristor to probe its inductive response. In contrast, by applying a lower positive RESET voltage  $V_{\text{RESET}} = 0.2$  V with  $t_{\text{RESET}} = 100$  ms, the device exhibits synaptic depression, making the device transition from the ON state back to the OFF state. This sufficiently low but still positive  $V_{\text{RESET}}$  further confirms the volatile memory characteristics of the perovskite memristor device. The full transient response of the device at representative SET and RESET processes during the synaptic potentiation and depression measurements, respectively, is shown in Figure S2.

As the synaptic potentiation is demonstrated to be intimately correlated with the adequate voltage applied and response time of the inductive effect of the memristor, the long-term transient current profile provides essential information on the suitable conditions for promoting this potentiation.<sup>24</sup> The comparison of the voltage-dependent transient current response of the perovskite memristor between a single long voltage pulse (5 s) and a voltage train of 20 shorter pulses (pulse width of 200 ms and pulse period of 250 ms) is shown in Figure 6, in which three different domains can be distinguished.

- (i) For an applied voltage lower than the SET threshold voltage  $T_{\text{th1}}$  (Figure 6a), the long-term transient profile exhibits a small initial current peak, followed by a slight current decay with no potentiation and the device stays

in the OFF state (Figure 6b). This indicates that, at this applied potential, the response is fully capacitive and the inductive effect of the memristor is not promoted, even for longer durations.<sup>51</sup> Consequently, for the short pulses, no synaptic potentiation is observed.

- (ii) For an applied voltage above  $V_{th1}$  (Figure 6c), the small initial peak with a slight current decay is again observed, but this time, the current gradually increases, switching the device to the ON state. This potentiation of the single long pulse implies that, at applied voltages higher than  $V_{th1}$ , the inductive response of the device is activated further reducing the device resistance, consistent with the LF IS response.<sup>23,44</sup> Consistently, the first pulse of the voltage train exhibit the same sharp transient peak and current decay; however, the inductive response is activated within the duration of the pulse (Figure 6d) and potentiation is observed with 20 pulses. Notably, the ON state current of the single pulse is not obtained by the voltage train due to the volatile memory of the device, which gradually promotes the short RESET process when the applied voltage is at 0 V between the pulses.
- (iii) Finally, for applied voltages further beyond the  $V_{th1}$  (Figure 6e), the rate of current increase after the initial transient peak is faster, reaching the ON state current within a shorter period. This higher potentiation rate indicates that, at higher applied voltages, the contribution of the inductive effect is more dominant. Correspondingly, the first pulse of the voltage train exhibits the same faster current increase promoting synaptic potentiation with ON state current closer to that of the single long pulse (Figure 6f). This indicates that (a) the inductive contribution is high during the 200 ms pulse width and (b) the 50 ms duration at 0 V only promotes a slight synaptic depression, resulting in current levels closer to that of the long single voltage pulse. The higher ON state current levels of the pulsed stimulus indicate that the duration of the RESET process between the pulses is substantially short, maintaining the device closer to the LRS. The long-term transient current profile of the device response allows for the proper identification of the voltage, pulse width, and period of the applied stimulus, promoting synaptic potentiation, which is crucial to the device implementation in more-complex neural network configurations.

In summary, we have demonstrated the complex interplay of the characteristic capacitive and inductive effects in volatile perovskite memristors via extensive characterization of the electrical and transient responses. Systematic investigation of the voltage-dependent electrical characterizations of the perovskite memristor unravel two distinct regimes: (1) low-voltage capacitance-dominant response evidenced by the normal hysteresis and nonzero crossing in the characteristic  $I-V$  curves, low-frequency capacitive arcs in the IS response, and an exponential current decay in the transient measurements exhibiting synaptic depression; (2) high-voltage inductance-dominant response evidenced by the inverted hysteresis and resistance modulation in the  $I-V$  curves, low-frequency inductive arcs in the IS response, and a gradual current buildup in the transient measurements exhibiting synaptic potentiation. Furthermore, in the inductance-domi-

nant regime, transient measurements further demonstrate the interplay between the dynamic characteristic times of a fast capacitive response, followed by a slower inductive response. This complete set of characteristic features provides an integrated picture of the capacitive and inductive responses, as observed in highly correlated  $I-V$ , IS, and transient current measurements. These responses enable a full understanding of the potentiation and depression of halide perovskite memristors applied as synaptic memory elements. The kinetic time scales of the voltage-dependent characteristic capacitive and inductive responses of memristors facilitate the development of highly efficient, versatile neural network algorithms utilizing these artificially intelligent devices.

## ■ ASSOCIATED CONTENT

### SI Supporting Information

The Supporting Information is available free of charge at <https://pubs.acs.org/doi/10.1021/acs.jpcllett.4c00945>.

Detailed experimental details of the MAPbBr<sub>3</sub> perovskite memristor device fabrication, electrical characterization, impedance spectral evolution measurement protocol, voltage- and pulse width-dependent transient current response, and synaptic potentiation and depression measurements. Additional information on the scan rate-dependent characteristic  $I-V$  response and endurance measurements, with the full transient response of the synaptic potentiation and depression measurements (PDF)

## ■ AUTHOR INFORMATION

### Corresponding Author

Cedric Gonzales – Institute of Advanced Materials (INAM), Universitat Jaume I, 12006 Castelló, Spain; [orcid.org/0000-0002-6550-2007](https://orcid.org/0000-0002-6550-2007); Email: [gonzalez@uji.es](mailto:gonzalez@uji.es)

### Authors

Agustín Bou – Institute of Advanced Materials (INAM), Universitat Jaume I, 12006 Castelló, Spain; Leibniz-Institute for Solid State and Materials Research Dresden, 01069 Dresden, Germany; [orcid.org/0000-0002-7535-5063](https://orcid.org/0000-0002-7535-5063)

Antonio Guerrero – Institute of Advanced Materials (INAM), Universitat Jaume I, 12006 Castelló, Spain

Juan Bisquert – Institute of Advanced Materials (INAM), Universitat Jaume I, 12006 Castelló, Spain; Instituto de Tecnología Química (Universitat Politècnica de València-Agencia Estatal Consejo Superior de Investigaciones Científicas), 46022 Valencia, Spain; [orcid.org/0000-0003-4987-4887](https://orcid.org/0000-0003-4987-4887)

Complete contact information is available at: <https://pubs.acs.org/10.1021/acs.jpcllett.4c00945>

### Notes

The authors declare no competing financial interest.

## ■ ACKNOWLEDGMENTS

This work is part of the Project No. PID2022-141850OB-C21, funded by MCIN/AEI/10.13039/501100011033/FEDER, EU.

## REFERENCES

- (1) Ielmini, D.; Wang, Z.; Liu, Y. Brain-inspired computing via memory device physics. *APL Mater.* **2021**, *9* (5), DOI: 10.1063/5.0047641.
- (2) Sebastian, A.; Le Gallo, M.; Khaddam-Aljameh, R.; Eleftheriou, E. Memory devices and applications for in-memory computing. *Nat. Nanotechnol.* **2020**, *15* (7), 529–544.
- (3) Christensen, D. V.; Dittmann, R.; Linares-Barranco, B.; Sebastian, A.; Le Gallo, M.; Redaelli, A.; Slesazek, S.; Mikolajick, T.; Spiga, S.; Menzel, S.; et al. 2022 roadmap on neuromorphic computing and engineering. *Neuromorph. Comput. Eng.* **2022**, *2* (2), 022501–022501.
- (4) Ielmini, D.; Wong, H. S. P. In-memory computing with resistive switching devices. *Nat. Electron.* **2018**, *1* (6), 333–343.
- (5) John, R. A.; Demirag, Y.; Shynkarenko, Y.; Berezovska, Y.; Ohannessian, N.; Payvand, M.; Zeng, P.; Bodnarchuk, M. I.; Krumeich, F.; Kara, G.; et al. Reconfigurable halide perovskite nanocrystal memristors for neuromorphic computing. *Nat. Commun.* **2022**, *13* (1), 1–10.
- (6) Park, Y.; Lee, J. S. Metal Halide Perovskite-Based Memristors for Emerging Memory Applications. *J. Phys. Chem. Lett.* **2022**, *13* (24), 5638–5647.
- (7) Zidan, M. A.; Strachan, J. P.; Lu, W. D. The future of electronics based on memristive systems. *Nat. Electron.* **2018**, *1* (1), 22–29.
- (8) Kozma, R.; Pino, R. E.; Paziienza, G. E. *Advances in Neuromorphic Memristor Science and Applications*; Springer Science + Business Media: Dordrecht, The Netherlands, 2012, DOI: DOI: 10.1007/978-94-007-4491-2.
- (9) Pershin, Y. V.; Di Ventra, M. Memory effects in complex materials and nanoscale systems. *Adv. Phys.* **2011**, *60* (2), 145–227.
- (10) Di Ventra, M.; Pershin, Y. V. On the physical properties of memristive, memcapacitive and meminductive systems. *Nanotechnology* **2013**, *24* (25), 255201.
- (11) Yarragolla, S.; Hemke, T.; Trieschmann, J.; Mussenbrock, T. Non-zero crossing current–voltage characteristics of interface-type resistive switching devices. *Appl. Phys. Lett.* **2024**, *124*, 123504.
- (12) Sun, B.; Chen, Y.; Xiao, M.; Zhou, G.; Ranjan, S.; Hou, W.; Zhu, X.; Zhao, Y.; Redfern, S. A. T.; Zhou, Y. N. A Unified Capacitive-Coupled Memristive Model for the Nonpinched Current-Voltage Hysteresis Loop. *Nano Lett.* **2019**, *19* (9), 6461–6465.
- (13) Bisquert, J. Inductive and Capacitive Hysteresis of Current-Voltage Curves: Unified Structural Dynamics in Solar Energy Devices, Memristors, Ionic Transistors, and Bioelectronics. *PRX Energy* **2024**, *3* (1), 011001–011001.
- (14) Hernández-Balaguera, E.; Martín-Martín, D. A Unified Description of the Electrical Properties with Complex Dynamical Patterns in Metal Halide Perovskite Photovoltaics. *Fractal Fractional* **2023**, *7*, 516.
- (15) Sun, B.; Xiao, M.; Zhou, G.; Ren, Z.; Zhou, Y. N.; Wu, Y. A. Non-zero-crossing current-voltage hysteresis behavior in memristive system. *Mater. Today Adv.* **2020**, *6*, 100056–100056.
- (16) Almora, O.; Aranda, C.; Zarazua, I.; Guerrero, A.; Garcia-Belmonte, G. Noncapacitive Hysteresis in Perovskite Solar Cells at Room Temperature. *ACS Energy Lett.* **2016**, *1* (1), 209–215.
- (17) Almora, O.; Zarazua, I.; Mas-Marzá, E.; Mora-Sero, I.; Bisquert, J.; Garcia-Belmonte, G. Capacitive dark currents, hysteresis, and electrode polarization in lead halide perovskite solar cells. *J. Phys. Chem. Lett.* **2015**, *6* (9), 1645–1652.
- (18) Tress, W.; Marinova, N.; Moehl, T.; Zakeeruddin, S. M.; Nazeeruddin, M. K.; Grätzel, M. Understanding the rate-dependent J–V hysteresis, slow time component, and aging in CH<sub>3</sub>NH<sub>3</sub>PbI<sub>3</sub> perovskite solar cells: The role of a compensated electric field. *Energy Environ. Sci.* **2015**, *8* (3), 995–1004.
- (19) Tress, W.; Correa Baena, J. P.; Saliba, M.; Abate, A.; Graetzel, M. Inverted Current–Voltage Hysteresis in Mixed Perovskite Solar Cells: Polarization, Energy Barriers, and Defect Recombination. *Adv. Energy Mater.* **2016**, *6* (19), DOI: 10.1002/aenm.201600396.
- (20) Fabregat-Santiago, F.; Kulbak, M.; Zohar, A.; Vallés-Pelarda, M.; Hodes, G.; Cahen, D.; Mora-Seró, I. Deleterious Effect of Negative Capacitance on the Performance of Halide Perovskite Solar Cells. *ACS Energy Lett.* **2017**, *2* (9), 2007–2013.
- (21) Bisquert, J.; Guerrero, A.; Gonzales, C. Theory of Hysteresis in Halide Perovskites by Integration of the Equivalent Circuit. *ACS Phys. Chem. Au* **2021**, *1* (1), 25–44.
- (22) Alvarez, A. O.; Arcas, R.; Aranda, C. A.; Bethencourt, L.; Mas-Marzá, E.; Saliba, M.; Fabregat-Santiago, F. Negative Capacitance and Inverted Hysteresis: Matching Features in Perovskite Solar Cells. *J. Phys. Chem. Lett.* **2020**, *11* (19), 8417–8423.
- (23) Bisquert, J.; Gonzales, C.; Guerrero, A. Transient On/Off Photocurrent Response of Halide Perovskite Photodetectors. *J. Phys. Chem. C* **2023**, *127* (43), 21338–21350.
- (24) Hernández-Balaguera, E.; Muñoz-Díaz, L.; Bou, A.; Romero, B.; Ilyassov, B.; Guerrero, A.; Bisquert, J. Long-term potentiation mechanism of biological postsynaptic activity in neuro-inspired halide perovskite memristors. *Neuromorph. Comput. Eng.* **2023**, *3* (2), 024005–024005.
- (25) Qingjiang, L.; Khia, A.; Salaoru, I.; Papavassiliou, C.; Hui, X.; Prodromakis, T. Memory impedance in TiO<sub>2</sub> based metal-insulator-metal Devices. *Sci. Rep.* **2014**, *4*, 1–6.
- (26) Bisquert, J. Hysteresis, Impedance, and Transients Effects in Halide Perovskite Solar Cells and Memory Devices Analysis by Neuron-Style Models. *Adv. Energy Mater.* **2024**, 2400442.
- (27) Wang, W.; Covi, E.; Lin, Y. H.; Ambrosi, E.; Milozzi, A.; Sbandati, C.; Farronato, M.; Ielmini, D. Switching Dynamics of Ag-Based Filamentary Volatile Resistive Switching Devices - Part II: Mechanism and Modeling. *IEEE Trans. Electron Devices* **2021**, *68* (9), 4342–4349.
- (28) Dirkmann, S.; Hansen, M.; Ziegler, M.; Kohlstedt, H.; Mussenbrock, T. The role of ion transport phenomena in memristive double barrier devices. *Sci. Rep.* **2016**, *6*, 1–12.
- (29) Dirkmann, S.; Mussenbrock, T. Resistive switching in memristive electrochemical metallization devices. *AIP Adv.* **2017**, *7* (6), DOI: 10.1063/1.4985443.
- (30) Lanza, M.; Wong, H. S. P.; Pop, E.; Ielmini, D.; Strukov, D.; Regan, B. C.; Larcher, L.; Villena, M. A.; Yang, J. J.; Goux, L.; et al. Recommended Methods to Study Resistive Switching Devices. *Adv. Electron. Mater.* **2019**, *5* (1), 1–28.
- (31) Gonzales, C.; Guerrero, A. Mechanistic and Kinetic Analysis of Perovskite Memristors with Buffer Layers: The Case of a Two-Step Set Process. *J. Phys. Chem. Lett.* **2023**, *14* (6), 1395–1402.
- (32) Berruet, M.; Pérez-Martínez, J. C.; Romero, B.; Gonzales, C.; Al-Mayouf, A. M.; Guerrero, A.; Bisquert, J. Physical Model for the Current–Voltage Hysteresis and Impedance of Halide Perovskite Memristors. *ACS Energy Lett.* **2022**, *7* (3), 1214–1222.
- (33) Gogoi, H. J.; Bajpai, K.; Mallajosyula, A. T.; Solanki, A. Advances in Flexible Memristors with Hybrid Perovskites. *J. Phys. Chem. Lett.* **2021**, *12* (36), 8798–8825.
- (34) Pérez-Martínez, J. C.; Berruet, M.; Gonzales, C.; Salehpour, S.; Bahari, A.; Arredondo, B.; Guerrero, A. Role of Metal Contacts on Halide Perovskite Memristors. *Adv. Funct. Mater.* **2023**, *33* (47), 202305211.
- (35) Lin, J.; Ye, W.; Zhang, X.; Lian, Q.; Wu, S.; Guo, T.; Chen, H. A Memristor-Based Leaky Integrate-and-Fire Artificial Neuron With Tunable Performance. *IEEE Electron Device Lett.* **2022**, *43* (8), 1231–1234.
- (36) Kim, S. Y.; Yang, J. M.; Choi, E. S.; Park, N. G. Layered (C<sub>6</sub>H<sub>5</sub>CH<sub>2</sub>NH<sub>3</sub>)<sub>2</sub>CuBr<sub>4</sub> Perovskite for Multilevel Storage Resistive Switching Memory. *Adv. Funct. Mater.* **2020**, *30* (27), 1–9.
- (37) Su, T. K.; Cheng, W. K.; Chen, C. Y.; Wang, W. C.; Chuang, Y. T.; Tan, G. H.; Lin, H. C.; Hou, C. H.; Liu, C. M.; Chang, Y. C.; et al. Room-Temperature Fabricated Multilevel Nonvolatile Lead-Free Cesium Halide Memristors for Reconfigurable In-Memory Computing. *ACS Nano* **2022**, *16* (8), 12979–12990.
- (38) Kim, S. Y.; Park, D. A.; Park, N. G. Synthetic Powder-Based Thin (<0.1 μm) Cs<sub>3</sub>Bi<sub>2</sub>Br<sub>9</sub> Perovskite Films for Air-Stable and Viable Resistive Switching Memory. *ACS Appl. Electron. Mater.* **2022**, *4*, 2388–2395.

- (39) Pedretti, G.; Ielmini, D. In-Memory Computing with Resistive Memory Circuits: Status and Outlook. *Electronics* **2021**, *10* (9), 1063.
- (40) Mannocci, P.; Farronato, M.; Lepri, N.; Cattaneo, L.; Glukhov, A.; Sun, Z.; Ielmini, D. In-memory computing with emerging memory devices: Status and outlook. *APL Machine Learn.* **2023**, *1* (1), 010902.
- (41) Yang, J. Q.; Wang, R.; Wang, Z. P.; Ma, Q. Y.; Mao, J. Y.; Ren, Y.; Yang, X.; Zhou, Y.; Han, S. T. Leaky integrate-and-fire neurons based on perovskite memristor for spiking neural networks. *Nano Energy* **2020**, *74*, 104828.
- (42) Gonzales, C.; Guerrero, A.; Bisquert, J. Transition from Capacitive to Inductive Hysteresis: A Neuron-Style Model to Correlate I–V Curves to Impedances of Metal Halide Perovskites. *J. Phys. Chem. C* **2022**, *126* (32), 13560–13578.
- (43) Ramirez, P.; Portillo, S.; Cervera, J.; Bisquert, J.; Mafe, S. Memristive arrangements of nanofluidic pores. *Phys. Rev. E* **2024**, *109* (4), 044803–044803.
- (44) Gonzales, C.; Guerrero, A.; Bisquert, J. Spectral properties of the dynamic state transition in metal halide perovskite-based memristor exhibiting negative capacitance. *Appl. Phys. Lett.* **2021**, *118*, 073501.
- (45) Sakhatskiy, K.; John, R. A.; Guerrero, A.; Tsarev, S.; Sabisch, S.; Das, T.; Matt, G. J.; Yakunin, S.; Cherniukh, I.; Kotyrba, M.; et al. Assessing the Drawbacks and Benefits of Ion Migration in Lead Halide Perovskites. *ACS Energy Lett.* **2022**, *7* (10), 3401–3414.
- (46) Bisquert, J. Negative inductor effects in nonlinear two-dimensional systems: Oscillatory neurons and memristors. *Chem. Phys. Rev.* **2022**, *3* (4), 041305–041305.
- (47) Bisquert, J. Device physics recipe to make spiking neurons. *Chem. Phys. Rev.* **2023**, *4* (3), DOI: 10.1063/5.0145391.
- (48) Bisquert, J.; Guerrero, A. Chemical Inductor. *J. Am. Chem. Soc.* **2022**, *144* (13), 5996–6009.
- (49) Khemnani, M.; Tripathi, B.; Thakkar, P.; Gosai, J.; Jain, M.; Chandra, P.; Solanki, A. Investigating the Role of Interfacial Layer for Resistive Switching in a Hybrid Dion-Jacobson Perovskite-Based Memristor. *ACS Appl. Electron. Mater.* **2023**, *5* (9), 5249–5256.
- (50) Liu, J.; Gong, J.; Wei, H.; Li, Y.; Wu, H.; Jiang, C.; Li, Y.; Xu, W. A bioinspired flexible neuromuscular system based thermal-annealing-free perovskite with passivation. *Nat. Commun.* **2022**, *13* (1), 1–11.
- (51) Bisquert, J.; Bou, A.; Guerrero, A.; Hernández-Balaguera, E. Resistance transient dynamics in switchable perovskite memristors. *APL Machine Learn.* **2023**, *1* (3), DOI: 10.1063/5.0153289.
- (52) Hernández-Balaguera, E.; Bisquert, J. Negative Transient Spikes in Halide Perovskites. *ACS Energy Lett.* **2022**, *7* (8), 2602–2610.
- (53) Hernández-Balaguera, E.; Bisquert, J. Time Transients with Inductive Loop Traces in Metal Halide Perovskites. *Adv. Funct. Mater.* **2024**, *34* (6), 1–10.
- (54) Hernández-Balaguera, E.; Bisquert, J. Accelerating the Assessment of Hysteresis in Perovskite Solar Cells. *ACS Energy Lett.* **2024**, *9* (2), 478–486.
- (55) Bisquert, J.; Roldán, J. B.; Miranda, E. Hysteresis in memristors produces conduction inductance and conduction capacitance effects. *Phys. Chem. Chem. Phys.* **2024**, *26* (18), 13804–13813.
- (56) Dai, G.; Zagotta, W. N. Molecular mechanism of voltage-dependent potentiation of KCNH potassium channels. *eLife* **2017**, *6*, 1–18.
- (57) Alibart, F.; Gao, L.; Hoskins, B. D.; Strukov, D. B. High precision tuning of state for memristive devices by adaptable variation-tolerant algorithm. *Nanotechnology* **2012**, *23*, 075201.
- (58) Patel, M.; Kumbhar, D. D.; Gosai, J.; Sekhar, M. R.; Mallajosyula, A. T.; Solanki, A. Hybrid Perovskite-Based Flexible and Stable Memristor by Complete Solution Process for Neuromorphic Computing. *Adv. Electron. Mater.* **2023**, *9* (4), 2200908–2200908.