Static scheduling of the LU factorization with look-ahead on asymmetric multicore processors
Impacto
Scholar |
Otros documentos de la autoría: Catalán, Sandra; Herrero, José R.; Quintana-Orti, Enrique S.; Rodríguez Sánchez, Rafael
Metadatos
Mostrar el registro completo del ítemcomunitat-uji-handle:10234/9
comunitat-uji-handle2:10234/7036
comunitat-uji-handle3:10234/8620
comunitat-uji-handle4:
INVESTIGACIONEste recurso está restringido
https://doi.org/10.1016/j.parco.2018.04.006 |
Metadatos
Título
Static scheduling of the LU factorization with look-ahead on asymmetric multicore processorsFecha de publicación
2018Editor
ElsevierISSN
0167-8191Cita bibliográfica
Sandra Catalán, José R. Herrero, Enrique S. Quintana-Ortí, Rafael Rodríguez-Sánchez, Static scheduling of the LU factorization with look-ahead on asymmetric multicore processors, Parallel Computing, Volume 76, 2018, Pages 18-27, ISSN 0167-8191, https://doi.org/10.1016/j.parco.2018.04.006.Tipo de documento
info:eu-repo/semantics/articleVersión de la editorial
https://www.sciencedirect.com/science/article/pii/S0167819118301194Versión
info:eu-repo/semantics/publishedVersionPalabras clave / Materias
Resumen
We analyze the benefits of look-ahead in the parallel execution of the LU factorization with partial pivoting (LUpp) in two distinct “asymmetric” multicore scenarios. The first one corresponds to an actual hardware- ... [+]
We analyze the benefits of look-ahead in the parallel execution of the LU factorization with partial pivoting (LUpp) in two distinct “asymmetric” multicore scenarios. The first one corresponds to an actual hardware-asymmetric architecture such as the Samsung Exynos 5422 system-on-chip (SoC), equipped with an ARM big.LITTLE processor consisting of a quad-core Cortex-A15 cluster plus a quad-core Cortex-A7 cluster. For this scenario, we propose a careful mapping of the different types of tasks appearing in LUpp to the computational resources, in order to produce an efficient architecture-aware exploitation of the computational resources integrated in this SoC. The second asymmetric configuration appears in a hardware-symmetric multicore architecture where the cores can individually operate at a different frequency levels. In this scenario, we show how to employ the frequency slack to accelerate the tasks in the critical path of LUpp in order to produce a faster global execution as well as a lower energy consumption. [-]
Publicado en
Parallel Computing, Volume 76, August 2018Proyecto de investigación
TIN2014-53495-R ; TIN2017-82972-R ; TIN2015-65316-P ; 2017-SGR-1414Derechos de acceso
http://rightsstatements.org/vocab/CNE/1.0/
info:eu-repo/semantics/restrictedAccess
info:eu-repo/semantics/restrictedAccess
Aparece en las colecciones
- ICC_Articles [413]