Energy Balance between Voltage-Frequency Scaling and Resilience for Linear Algebra Routines on Low-Power Multicore Architectures
View/ Open
Impact
Scholar |
Other documents of the author: Catalán, Sandra; Herrero Zaragoza, José R.; Quintana-Orti, Enrique S.; Rodríguez Sánchez, Rafael
Metadata
Show full item recordcomunitat-uji-handle:10234/9
comunitat-uji-handle2:10234/7036
comunitat-uji-handle3:10234/8620
comunitat-uji-handle4:
INVESTIGACIONMetadata
Title
Energy Balance between Voltage-Frequency Scaling and Resilience for Linear Algebra Routines on Low-Power Multicore ArchitecturesAuthor (s)
Date
2017Publisher
ElsevierISSN
0167-8191Bibliographic citation
S. Catalán et al., Energy balance between voltage-frequency scaling and resilience for linear algebra routines on low-power multicore architectures, Parallel Computing (2017), http://dx.doi.org/10.1016/j.parco.2017.05.004Type
info:eu-repo/semantics/articlePublisher version
http://www.sciencedirect.com/science/article/pii/S0167819117300765Version
info:eu-repo/semantics/submittedVersionSubject
Abstract
Near Threshold Voltage (NTV) computing has been recently proposed as a technique to save energy, at the cost of incurring higher error rates including, among others, Silent Data Corruption (SDC). In this paper, we ... [+]
Near Threshold Voltage (NTV) computing has been recently proposed as a technique to save energy, at the cost of incurring higher error rates including, among others, Silent Data Corruption (SDC). In this paper, we evaluate the energy efficiency of dense linear algebra routines using several low-power multicore processors and we analyze whether the potential energy reduction achieved when scaling the processor to operate at a low voltage compensates the cost of integrating a fault tolerance mechanism that tackles SDC. Our study targets algorithmic-based fault-tolerant versions of the dense matrix-vector and matrix(-matrix) multiplication kernels (gemv and gemm, respectively), using the BLIS framework, as well as an implementation of the LU factorization with partial pivoting built on top of gemm. Furthermore, we tailor the study for a number of representative 32-bit and 64-bit multicore processors from ARM that were specifically designed for energy efficiency. [-]
Is part of
Parallel Computing 000 (2017)Investigation project
CICYT TIN2014-53495-R ; TIN2015- 65316-PRights
0167-8191/© 2017 Elsevier B.V. All rights reserved.
http://rightsstatements.org/vocab/InC/1.0/
info:eu-repo/semantics/openAccess
http://rightsstatements.org/vocab/InC/1.0/
info:eu-repo/semantics/openAccess
This item appears in the folowing collection(s)
- ICC_Articles [414]