

Accepted Manuscript

A multilevel modular DC-DC converter topology

Ricardo Vidal, Diego Soto, Iván Andrade, Javier Riedemann, Cristián Pesce, Enrique Belenguer, Rubén Peña, Ramón Blasco-Gimenez

PII: S0378-4754(15)00271-2

DOI: <http://dx.doi.org/10.1016/j.matcom.2015.12.004>


Reference: MATCOM 4271

To appear in: *Mathematics and Computers in Simulation*

Received date: 19 October 2014

Revised date: 22 November 2015

Accepted date: 15 December 2015



Please cite this article as: R. Vidal, D. Soto, I. Andrade, J. Riedemann, C. Pesce, E. Belenguer, R. Peña, R. Blasco-Gimenez, A multilevel modular DC-DC converter topology, *Math. Comput. Simulation* (2015), <http://dx.doi.org/10.1016/j.matcom.2015.12.004>

This is a PDF file of an unedited manuscript that has been accepted for publication. As a service to our customers we are providing this early version of the manuscript. The manuscript will undergo copyediting, typesetting, and review of the resulting proof before it is published in its final form. Please note that during the production process errors may be discovered which could affect the content, and all legal disclaimers that apply to the journal pertain.

Highlights

[Click here to view linked References](#)

Highlights

- A DC-DC Modular Multilevel Converter based on a double Π configuration is presented.
- The topology uses cascaded H-Bridge converters.
- A two level control hierarchy regulates the DC link voltage of each H-bridge module.
- At top level, DC and AC signals are used for energy control in each branch.
- At low level, AC signals control the H-bridge DC voltages within each branch.

A multilevel modular dc-dc converter topology

^aRicardo Vidal, ^bDiego Soto, ^cIván Andrade, ^dJavier Riedemann, ^eCristián Pesce, ^aEnrique Belenguer, ^cRubén Peña, ^eRamón Blasco-Gimenez

^aUniversitat Jaume I

^bUniversity of Magallanes

^cUniversity of Concepción

^dUniversity of Bío-Bío

^eUniversitat Politècnica de València

Corresponding Author

Cristián Pesce, University of Concepción, Edmundo Larenas 219, Concepción, Chile. Phone +56-41-2204259, cpesce@udec.cl

Abstract– A multilevel modular DC-DC power conversion topology based on cascaded H-Bridge converters in a double Π configuration is presented. The topology is intended to interconnect large power DC networks. A two level control hierarchy is used to regulate the DC voltage of each H-bridge module. At the top level, DC and circulating AC currents are used to control the total energy converter in all branches (both parallels and series) of each Π arrange. At bottom level, the voltage balance of a converter branch, which comprises N H-bridge modules, is carried out by balancing (N-1) capacitor voltage deviations, with respect to the average capacitor voltage. The entire topology and control strategies are simulated in a PSIM environment. Simulation results with three H-bridge converters per branch are shown and preliminary experimental results with a low power prototype are also included.

Keywords – DC-DC converter, Multilevel Modular Converter, HVDC Applications.

1. Introduction

The modular multilevel conversion approach introduced by Marquardt [9] and referred as to the Modular Multilevel Converter (MMC) topology has become the choice topology for high voltage, high power VSC (Voltage Source Converter) HVDC (High Voltage Direct Current) converter station [5], [16]. Like the standard two-level VSC, the MMC is typically arranged in a standard converter topology, such as a three-phase bridge, but it uses a string of half, or full, bridge converter modules instead of a string of IGBTs as high voltage valve [1]. This allows valves to operate in a multilevel

conversion fashion offering advantages such as high quality voltage and current waveforms; low switching frequency, hence low power loss; and because of the simple building block (e.g. half bridge module) a highly modular design approach to meet the high voltage and power levels required for HVDC applications.

Because of its successful application to HVDC systems, the MMC is being considered for applications other than AC-DC conversion. These include modular multilevel DC-DC conversion topologies such as those proposed in [4], [8], [11], [12], [13]. This technology may be suitable to interconnect HVDC systems by their DC sides so as to implement a HVDC grid [3], [7]. The topology in [8] and [12] is basically a cascade of two standard AC-DC MMC stages which are connected by its AC sides. The first MMC implements the DC-AC conversion stage, of moderate frequency, whereas the second MMC implements the AC-DC conversion stage. A similar alternative but based on the Alternating Arm Converter (AAC) is proposed in [11]. Several topologies, not exactly thought as DC-DC converters with an intermediate AC link are proposed in [3] and [4].

The modular multilevel DC-DC proposed here is based on the modular multilevel frequency changing converter introduced in [15]. This topology has three MMC branches arranged in a PI topology: A series branch, connected between the input and output, and two parallel branches. One of the parallel branches is connected at the input and it is referred as a shunt branch, and the other is connected at the output and it is referred as a derivation branch. The DC-DC converter consists of six branches arranged in a double Π topology, as shown in Fig. 1. Each branch can have N H-Bridge converter modules. The top and bottom halves of the converter (Π topologies) operate in a similar manner.

Compared to alternative MMC based DC-DC power converter topologies, such as those using intermediate AC links [9] and [12], the double Π topology for DC-DC conversion proposed in this work does not require intermediate coupling transformers and may require smaller silicon area, i.e. summation of volt amp product of power semiconductor devices to implement the overall power converter.

The strategy for regulating the H-bridge converter DC link voltage of the proposed DC-DC converter is a two-fold scheme: 1) control of the total energy in every branch of the DC-DC converter topology and 2) balance of the DC link voltage of every H-bridge converter module that forms a branch. In order to control the total energy in each branch of the converter topology, DC and AC circulating currents are used. These currents are imposed in the power converter by a PI and a resonant controller, respectively. As shown in Section 2, the circulating AC current i_{u1} controls the total energy in the derivation branch. This current component transfers energy to/from the DC side capacitors as given by $\int v_u i_{u1} dt$ (with $v_u = \sqrt{2}V_u \sin(2\pi f_u t)$ and i_{u1} in phase). The voltage v_u , set by the corresponding branch, cancels out with the AC voltage in the other Π topology converter and it does not appear at the output. The currents I_{shi} ($i=1,2$) controls the corresponding total energy in the i -th shunt branch. The total energy in the series and derivation branches in the top and bottom Π arrangements are controlled by I_{serie1} and I_{serie2} respectively.

The DC voltage balance of the N H-bridge converter modules which form a branch (i.e. the series and parallel branches) is carried out as in [15]. This is by balancing $(N-1)$ capacitor voltage deviations with respect to the average capacitor voltage of the branch. Each voltage deviation is fed into a dedicated PI controller which sets the required balancing voltage component in each H-bridge converter module. This voltage balancing component is in quadrature to v_u . This facilitates design of the control system since it provides decoupling between the energy balance and DC voltage balancing sub-systems. The inductance in series with the N H-bridges in each branch attenuates the high frequency switching current ripple generated for the H-bridges PWM strategy. The proposed topology can be used in high power applications such as HVDC conversion. For simplicity, proposals are explained using the case of $N=3$, as shown in Fig. 2, but they can be easily extrapolated to the general case. This paper is organized as follows: Section II describes the operating principle of the converter, the control strategy used for energy balance of each branch of the converter and the control of the H-bridge capacitor voltages. Section III shows simulation results for the complete topology and some preliminary experimental results and Section IV presents the conclusions of the work.




Fig. 2: Proposed double Π converter topology.

2. Power converter control strategy

Only the top half of the converter is analyzed. The bottom half operates in a similar manner, but with the output AC voltage component shifted 180° , so no AC voltage appears at the total output. In following equations upper case variables (voltages/currents) represent DC or RMS values of AC components and lowercase variables are instantaneous values.

2.1. Branch energy modelling

Using the voltages and currents defined in Fig 1, it can be shown that the instantaneous power in the series, derivation and shunt branches are given by (1), (2) and (3), respectively:

$$p_{se1} = \frac{dW_{se1}}{dt} = \left(\frac{V_{DCi} - V_{DCo}}{2} - v_u \right) (I_{serie1} + i_{u1}) \quad (1)$$

$$p_{d1} = \frac{dW_{d1}}{dt} = \left(\frac{V_{DCo}}{2} + v_u \right) (I_{serie1} + i_{u1} - I_{DCo}) \quad (2)$$

$$p_{sh1} = \frac{dW_{sh1}}{dt} = \frac{V_{DCi}}{2} (I_{sh1} - i_{u1}) \quad (3)$$

Where W_{se1} , W_{d1} , and W_{sh1} are the instantaneous stored energy of the series, derivation and shunt branches respectively. Average powers for the same branches are given by (4), (5) and (6), respectively:

$$\frac{d\bar{W}_{se1}}{dt} = \left(\frac{V_{DCi} - V_{DCo}}{2} \right) \cdot I_{serie1} - V_u I_{u1} \quad (4)$$

$$\frac{d\bar{W}_{d1}}{dt} = \frac{V_{DCo}}{2} \cdot (I_{serie1} - I_{DCo}) + V_u I_{u1} \quad (5)$$

$$\frac{d\bar{W}_{sh1}}{dt} = \frac{V_{DCi}}{2} \cdot I_{sh1} \quad (6)$$

Where \bar{W}_{se1} , \bar{W}_{d1} , and \bar{W}_{sh1} are the average stored energy of the series, derivation and shunt branches respectively. V_u and I_{u1} are RMS values of v_u and i_{u1} respectively. According to (6), I_{sh1} can be used to control the total energy in the shunt branch. From (5) it can be noticed that derivation branch energy can be controlled using i_{u1} . Adding (4) and (5) yields to:

$$\frac{d\bar{W}_{T1}}{dt} = \frac{d\bar{W}_{se1}}{dt} + \frac{d\bar{W}_{d1}}{dt} = \frac{V_{DCi}}{2} \cdot I_{serie1} - \frac{V_{DCo}}{2} \cdot I_{DCo} \quad (7)$$

Therefore, the total energy in the series and derivation branch together can be controlled by adjusting $I_{series1}$, (I_{DCo} is the output current and can be considered a perturbation). Adjustment of each current component, as described in next section, is done in according to its corresponding energy deviation, with respect to its reference value, in a closed loop fashion.

2.2. Branches energy control strategy

The control structure for the energy control in the shunt branch uses a PI controller. This sets the reference current I_{sh1} (see Fig. 3). Considering that the internal current loop is faster than the outer energy loop, then a simple second order system with unity feedback, reflecting the first order system in (6) with a $\frac{V_{DCi}}{2}$ gain plus the controller, is used. For a given damping factor ξ is and natural frequency $\omega_{n_{Wsh1}}$, the controller parameters for shunt energy control loop are given by:

$$K_{I_{Wsh1}} = \frac{\omega_{n_{Wsh1}}^2}{\frac{V_{DCi}}{2}} \quad K_{P_{Wsh1}} = \frac{2 \xi \omega_{n_{Wsh1}}^2}{\frac{V_{DCi}}{2}} \quad (8)$$

This current I_{sh1} is then forced by the shunt branch using an internal current control loop, as depicted in Fig. 3. For designing the controller, a closed loop containing a PI controller, a first order plant corresponding to the branch inductance L and its internal resistance R , and a low pass current filter with a cutoff frequency ω_c in the feedback path (set to 50Hz) is considered. For a given damping factor ξ is and closed loop natural frequency $\omega_{n_{Ish1}}$, the controller parameters are given by:

$$K_{I_{Ish1}} = \left(\omega_c + \frac{R}{L} - 2 \xi \omega_{n_{Ish1}} \right) \frac{L \omega_{n_{Ish1}}^2}{\omega_c} \quad K_{P_{Ish1}} = \frac{L \omega_{n_{Ish1}}^4 + 2 \xi \omega_{n_{Ish1}} K_{I_{Ish1}} \omega_c - R \omega_c \omega_{n_{Ish1}}^2}{\omega_c \omega_{n_{Ish1}}^2} \quad (9)$$

The strategy for the energy control in the derivation branch also uses a PI controller, see Fig. 4, which sets the RMS current I_{u1} . This RMS current I_{u1} is multiplied by a 100 Hz template sinusoidal signal to obtain the circulating reference current i_{u1} . This current component is forced through the converter by an internal current control which uses a resonant controller. A second order control loop, similar to the shunt energy controller is used, considering the PI controller with V_u gain in the forward path and the first order system in (5). Note that $\frac{V_{DCo}}{2} \cdot (I_{series1} - I_{DCo})$ is considered as a disturbance. For a given

damping factor ξ is and natural frequency $\omega_{n_{wd1}}$, the controller parameters for derivation energy control loop are given by:

$$K_{I_{wd1}} = \frac{\omega_{n_{wd1}}^2}{V_u} \quad K_{P_{wd1}} = \frac{2 \xi \omega_{n_{wd1}}}{V_u} \quad (10)$$

The choice of the frequency for the compensation AC voltage component is a trade-off between converter losses and capacitor requirements, measured in terms of energy storage, hence physical size of capacitors. The higher the frequency of the AC component, the higher the switching losses, hence converter losses, but the smaller the change of energy of DC link capacitors during one cycle of the AC compensation voltage. Assuming H-bridge modules use medium voltage IGBTs, targeted for a few kilohertz of switching frequency; it has been thought that a good compromise between power losses and capacitor size would be 100 Hz. In a real application with hundred of cells, the switching frequency will be between 3 to 5 times the circulating current frequency. In this case, compared to the case of 50 Hz applications, such as MMC based HVDC converter stations, this may increase converter losses of about 20%, but it might reduce the size of capacitors by a factor of 2 resulting in a more compact topology.

The design of the resonant controller follows the approach presented in [10]. The controller has the transfer function given in (11). Parameters K_p and K_i parameters are chosen as in the case of a standard PI controller with the branch inductance L and resistance R as a first order plant with unity feedback. This is to ensure sufficient bandwidth, or alternatively a fast enough time response, to adequately track the reference input, assumed to be a slowly varying DC signal.

$$C_R = K_p \frac{(s^2 + \frac{2K_i}{K_p}s + \omega_u^2)}{s^2 + \omega_u^2} \quad (11)$$

For a desired closed loop natural frequency ω_n and damping factor ξ , the parameters for the controlled in (11) are given by

$$K_p = 2 \xi L \omega_p - R \quad K_i = L \omega_n^2 \quad (12)$$

The controller in (11) shifts the frequency response of the standard PI by $\omega_u = 2\pi f_u = 2\pi 100\text{Hz}$. Therefore, it ensures good tracking of the sinusoidal reference current component. The scheme of the resonant current controller is also depicted in Fig. 4.

The total energy in the series and derivation branch is controlled by the adjustment of I_{serie1} (see Fig. 5). A PI controller processes the energy error and sets this DC reference current component, which like the AC current component, is imposed in the converter by an internal current control. A closed loop system is obtained taking into account (7) with a $\frac{V_{DCi}}{2}$ gain in the forward path and the controller. The term $\frac{V_{DCo}}{2} \cdot I_{DCo}$ is considered as a disturbance. For a given closed loop natural frequency $\omega_{n(WT1)}$ and a damping factor ξ , the controller parameters for the total energy control loop are given by:

$$K_{I_{WT1}} = \frac{\omega_{n(WT1)}^2}{\left(\frac{V_{DCi}}{2}\right)} \quad K_{P_{WT1}} = \frac{2\xi\omega_{n(WT1)}}{\left(\frac{V_{DCi}}{2}\right)} \quad (13)$$

2.3. H-Bridge DC Link Voltage Balance

The strategy consists on comparing (N-1) DC-Link voltages (corresponding to N-1 H bridge converter) of each branch with the average DC link voltage of that branch. A PI controller processes the error and generates the RMS voltage magnitude of the voltage balance component, V_{bal} . A sinusoidal voltage balance, v_{bal} , is obtained by multiplying the PI output by a 100 Hz template sinusoidal signal which is 90° shifted from v_u . The energy required for voltage balancing is transferred from/to the H-Bridge module by forcing a constant amplitude 100 Hz sinusoidal current i_{q1} which is in phase with v_{bal} . Therefore, i_{q1} is 90° out of phase with respect to i_{u1} and does not affect branch energy balance. For the case considered here (N=3), two PI controllers are needed to process the voltage error of two capacitor voltage, respect to the average value of the three capacitor voltages. This sets the voltage balance component for two H-bridge modules. The voltage balance for the third H-bridge, v_{bal3} , is obtained as:

$$v_{bal3} = -(v_{bal1} + v_{bal2}) \quad (14)$$

Each PI output is the RMS voltage V_{bal-i} (in this case $i=1,2$). This voltage magnitude is shaped by a unitary signal at 100 Hz and results in v_{bal-i} . The energy transfer for balancing in each DC-Link is thus determined by $\int v_{bal-i} i_{q1} dt$ (with v_{bal-i} and i_{q1} in phase).

A resonant controller controls the total circulating current $i_{u1} + i_{q1}$ through the converter. The resulting current is the reference to the resonant controller and it is forced by the series branch. Fig. 3 shows a schematic for the energy control and DC-link voltage balance strategy for the shunt branch.




Fig. 3: Schematic for the shunt branch energy control and DC Link voltage balance control loops.

Fig. 4 shows a schematic for the derivation branch energy control and DC-link voltage balance strategy in this branch.




Fig. 4: Schematic for the derivation branch energy control and DC Link voltage balance control loops.

Fig. 5 shows a schematic for the total series and derivation branch energy control. The DC link voltage balance for the series branch is also depicted in Fig. 5.




Fig. 5: Schematic for the total (series and derivation branches) energy control and series branch DC Link voltage balance control loops.

3. Results

The system has been simulated and tested under load impact and step increase in output voltages, to demonstrate the feasibility of the energy control in all branches and the voltage balance mechanism with each branch. Preliminary experimental results are also shown.

3.1 Simulation results

The proposed converter has been fully simulated using PSIM platform. Simulation parameters are shown in Table I. It is assumed that the proposed topology could be implemented using the 4500V, 1200A, Infineon FZ1200R45KL3_B5 IGBT. The DC link voltage in each cell is set to 2.5kV. The branch maximum DC current is 0.33 kA and peak AC current is 0.67 kA, yielding to a 4MW rated power.

Table I. Simulation Parameters

Parameter	Description	Value
V_{DCi}	Input voltage	12 kV
V_{DCo}	Output voltage	6 kV
f_{iu1}	Frequency of i_{u1}, i_{u2}, v_u	100 Hz
C	H-Bridges capacitance	3.4 mF
L	Branch inductance	0.713 mH

Fig. 6 and 7 illustrates the dynamic performance of the voltage balance strategy for top and bottom Π converters respectively. Initially, capacitors are pre-charged to different values so they exhibit a noticeable unbalance. The voltage balance strategy is enable at $t=0.1s$. As seen in Fig. 6 and 7, capacitors voltages equalize within 0.4 s and then remain well balanced. As can be seen, in each branch, capacitor voltages are balanced and close to the reference value of 2.5 kV. The final steady state voltage depends on the energy settings. This result demonstrates the effectiveness of the energy balance and voltage balancing control strategies.




Fig. 6: DC-links voltages balance performance for top Π converter: shunt branch (top), series branch (middle) and derivation branch (bottom).




Fig. 7: DC-links voltages balance performance for bottom Π converter: shunt branch (top), series branch (middle) and derivation branch (bottom).

Fig. 8 shows the output voltages for the top and bottom Π converter topologies and the total converter output voltage V_{DCo} . The alternating component can be clearly noticed in Fig. 8a and Fig. 8b, because of the 100Hz frequency of v_u . In the double Π topology (Fig. 8c) this AC component cancels out from the output.




Fig. 8: Output voltage from: top II converter (top), bottom II converter (middle) and double II converter (bottom).

The performance of the converter topology control strategy has also been tested for an output load impact. Initially the converter is supplying 50% of rated power and the load is increased to 100% at $t=0.1s$, Fig. 9 shows that there is only a small disturbance on the output voltage limited to less than 1.2%. Input voltage and input and output current are also shown. Because of the voltage ratio chosen for the topology, the input current is about 50% of the output current.




Fig. 9: Input and output voltage (top) and input and output current (bottom) for a load impact.

Capacitors voltages of all H-bridges, for top and bottom II converters, are shown in Fig. 10 and 11 respectively for the load impact described above. The results show that deviation from the reference in

all capacitor voltages is driven to zero under the action of the energy control mechanism. The voltage ripple remains within 10%.




Fig. 10: Capacitors voltages (top II converter) for a load impact at $t=2$ s. DC Links for: shunt branch (top), series branch (middle) and derivation branch (bottom).




Fig. 11: Capacitors voltages (bottom II converter) for a load impact at $t=2$ s. DC Links for: shunt branch (top), series branch (middle) and derivation branch (bottom).

The energy for the shunt, series and derivation branches, under the load impact, is shown in Figures 12. The energy reference for every branch is set to 31.88 [kJ], which corresponds to DC link voltages of 2.5kV for each H-Bridge module. The energy is calculated as $\frac{1}{2}C_H \sum_{i=1}^3 V_{Ci}^2$, where V_{Ci} is the i-th DC link voltage in a given branch. The graphics for top Π converter are shown in red where as the one for the bottom Π converter is shown in blue.




Fig: 12: Energy for top (red) and bottom (blue) Π converters for: shunt branch (top), series branch (middle) and derivation branch (bottom).

Fig. 13 shows the steady state currents in each branch for the top Π converter after the load impact. The steady state currents for the bottom converter are similar. The total current in the series, shunt and derivation branches are shown.




Fig. 13: Current in each branch for the top (red) and bottom (blue) Π converters: shunt branch (top), series branch (middle) and derivation branch (bottom).

The current in the shunt branch does not practically exhibit any DC value, because in steady state the DC current needed to regulate the energy in that branch is practically zero. Therefore, only the circulating current (about 0.66kA peak) is present. For the series branch, apart from the circulating current, a DC current (about 0.33kA) circulates for the series branch corresponding to part of the current transfer to the load. The same is observed in the derivation branch with a DC current in the order of -0.33kA.

Fig. 14 shows the performance of the system for a step increase of 20% in output voltage maintaining constant the input voltage. Initially the power delivered by the converter is 50% (2MW), after increasing the voltage the power delivered by the converter raises to about 2.88MW.




Fig. 14: DC voltage performance for a 20% increase in output voltage.

The current in all branches for a top and bottom Π converters are shown in Fig. 15 showing a similar performance as in Fig. 13. The current in the shunt branches mainly carries the circulating current whereas the series and derivations branches changes their currents in order to account for the increased in deliver power.




Fig. 15: Branch currents for the top (red) and bottom (blue) Π converters for a 20% increase in output voltage: shunt branch (top), series branch (middle) and derivation branch (bottom).

Fig. 16 shows the voltage balancing mechanism performance for the step inverse in output voltage described above. The effect of the step increase in output voltage is mainly reflected in the capacitor

voltages in the series and derivation branches, but the balancing mechanism equalizes all voltages in less than 0.2s.




Fig. 16: Capacitor voltages in shunt (top) series (middle) and derivation (bottom) branches for a step increase in output voltage.

3.2 Experimental results

Preliminary experimental results are shown operating H bridges at 100V DC link voltage. The control platform is based on both a TMS320C6713 processor DSP board and a FPGA interface board. Data transference between the DSP board and a PC host is done using a DSK6713HPI (Host Port Interface) daughter card. The DSP board carries out several tasks including solving control loops, communications and PWM reference generation. The FPGA board carries out data acquisition and generates the PWM signal for the H bridges. Each bridge converter uses 600V/60A IGBT and 2.2mF DC link capacitor. The switching frequency is 2 kHz. Fig. 17 shows the main components of the experimental setup, i.e., the power converter, the host PC and a detail of a power converter branch, the DSP and FPGA boards and the host PC.




Fig. 17: Experimental setup.

Fig. 18 shows the top (blue) and bottom (green) derivation branch voltages, the output voltage (pink) and the load current (yellow) when the converter is supplying a resistive plus inductive load. (Voltage probes used attenuate voltage measurements by 2). The branch voltages exhibit three distinctive voltage levels with a mean value and the 100Hz components 180° out of phase. The ac peak voltage per branch is about 110V. Initially the DC voltage is about 280 and DC load current is about 5A. Both DC voltage and current are digitally filtered with a 10kHz bandwidth low pass filter. A step increase of 20%, resulting in a DC voltage of about 330V, is observed in the DC voltage with the corresponding increase in the DC load current. The DC voltage performance is in agreement with the simulation result depicted in Fig. 14. These results demonstrate the cancellation of the 100Hz derivation branch voltages and the performance of the the DC output voltage to step changes in reference.




Fig. 18: Top (blue) and bottom (green) derivation branch Voltages, 200V/div; DC output voltage (pink), 200V/div; and load current (yellow), 5A/div.

Fig. 19 shows the top (green) and bottom (yellow) derivation branch voltages, the DC output voltage (pink), the load current (green) and top (yellow) and bottom (brown) total derivation current branches, i.e. DC and circulating currents, when the DC voltage is about 280V and the current is about 5A. As expected, the derivation branch currents contain a DC component, similar in the top and bottom branches, and ac components equal in magnitude but 180° out of phase. These results illustrate the distribution of the derivation branch currents, DC and AC components, when the output is supplying energy to a load. The slight voltage oscillations observed in the AC branch voltages are due to the oscillation in the H-bridge DC link voltages (voltage ripple). These oscillations are the result of the AC instantaneous pulsating power and its effect is more noticeable when the circulating current is at its peak value.




Fig. 19: Top (blue) and bottom (green) derivation branch Voltages, 200V/div; DC output voltage (pink), 200V/div; load current (green), 10A/div; top (yellow) and bottom (brown) derivation branch currents, 10A/div .

4. Conclusions

This paper has introduced a novel Modular Multi-Level Converter topology for DC-DC converters. The proposed topology does not require the use of high frequency, high voltage transformers. A suitable control strategy has been proposed for the aforementioned DC-DC converter, for both the arm energy control and module capacitor balance.

The proposed control strategy is based on outer energy loops that make use of orthogonal current components to control the branch energy. The obtained branch currents are imposed on each branch by means of PI or P+R controllers.

The technical viability of the proposed MMC DC-DC converter and control strategy has been thoroughly validated by means of detailed PSIM simulations. The proposed capacitor balancing mechanism has been thoroughly validated. Moreover, the complete system has been validated during

start-up, steady state and load impact operation. Preliminary experimental results obtained from a small power prototype have also been shown.

Acknowledgements

This work was supported by Fondecyt grant 1151325, CONICYT/FONDAP/15110019, The Spanish Ministry of Economy and EU FEDER funds under grant DPI2014-53245-R, The University of Magallanes grant PR-FI-02IE14/15, Universitat Jaume I grant P1.1B2013-51, the Newton Picarte Project EPSRC:EP/N004043/1 and CONICYT DPI20140007.

References

- [1] H. Akagi, Classification, Terminology, and Application of the Modular Multilevel Cascade Converter (MMCC), *IEEE Trans. Power Electronics*, 36 (2011) 3119-3130.
- [2] A. Antonopoulos, L. Angquist, H.P. Nee, On dynamics and voltage control of the Modular Multilevel Converter, *EPE* 2009.
- [3] C. D. Barker, C. C. Davidson, D. R. Trainer, R. S. Whitehouse, Requirements of DC-DC converters to facilitate large DC grids, *Cigre, SC B4 HVDC Power Electron.*, 2012.
- [4] J. A. Ferreira, The Multilevel Modular DC Converter, *IEEE Trans. Power Electronics*, 28 (2013), 4460-4465.
- [5] N. Flourentzou, V. G. Agelidis, G. D. Demetriades, VSC-based HVDC power transmission systems: An overview, *IEEE Trans. Power Electronics*, 24 (2009), 592-602.
- [6] M. Hagiwara, H. Akagi, Control and Experiment of Pulsewidth Modular Multilevel Converters, *IEEE Trans. Power Electronics*, 24 (2009), 1737-1746.
- [7] D. Jovicic, B. T. Ooi, Developing DC transmission network using DC transformers, *IEEE Trans. Power Delivery*, 25 (2010), 2535-2543.
- [8] S. Kenzelmann, A. Rufer, M. Vasiladiotis, D. Dujic, F. Canales, Y. R. de Novaes, A versatile DC-DC converter for energy collection and distribution using the Modular Multilevel Converter, *EPE* 2011, 1 –10.
- [9] A. Lesnicar, R. Marquardt, An Innovative Modular Multilevel Converter Topology Suitable for a Wide Power Range, *IEEE Power Tech Conf.*, June 23-26, 2003.
- [10] P. Lezana, C. Silva, J. Rodriguez, M. Perez, Zero Steady State Error Input Current Controller for Regenerative Multilevel Converters Based on Single-Phase Cells, *IEEE Trans. Ind. Electronics*, 54 (2007), 733-740.
- [11] T. Luth , M.M.C. Merlin , T.C. Green, F. Hassan , C.D. Barker , High-Frequency Operation of a DC/AC/DC System for HVDC Applications , *IEEE Trans. Power Electronics*, 29 (2014) , 4107 – 4115.
- [12] D. Montesinos-Miracle, M. Massot-Campos, J. Bergas-Jane, S. Galceran-Arellano, A. Rufer, Design and Control of a Modular Multilevel DC/DC Converter for Regenerative Applications, *IEEE Trans. Power Electronics*, 28 (2013), 3970-3979.
- [13] S. Norrga, L. Angquist, A. Antonopoulos, The polyphase cascaded-cell DC/DC converter, *Energy Convers. Congr. Expo. ECCE IEEE*, (2013) 4082 – 4088.
- [14] M. Saeedifard, R. Iravani, Dynamic performance of a modular multilevel back-to-back HVDC system, *IEEE Trans. Power Delivery*, 25 (2010), 2903–2912.
- [15] D. Soto-Sanchez, R. Pena, R. Cardenas, J. Clare, P. Wheeler, A Cascade Multilevel Frequency Changing Converter for High Power Applications, *IEEE Trans. Ind. Electronics*, 60 (2013), 2118-2130.
- [16] T. Westerweller, A. Orioni, D. Parquet, S. Wehn, Trans Bay Cable- world's first HVDC system using multilevel voltage-source converter, *CIGRE Paper B4-101*, Paris, 2010.